BibSonomy ::  author :: Cristal ::

bookmarks

publications

• EazyHTM: eager-lazy hardware transactional memory.
  Sasa Tomic and Cristian Perfumo and Chinmay Eishan Kulkarni and Adrià Armejach and Adrián Cristal and Osman S. Unsal and Tim Harris and Mateo Valero MICRO, page 145-155. ACM, (2009)
  to dblp by dblp on Feb 18, 2010, 12:00 AM
  URL | BibTeX | spam 
• Debugging programs that use atomic blocks and transactional memory.
  Ferad Zyulkyarov and Tim Harris and Osman S. Unsal and Adrián Cristal and Mateo Valero PPOPP, page 57-66. ACM, (2010)
  to dblp by dblp on Jan 19, 2010, 12:00 AM
  URL | BibTeX | spam 
• A Two-Level Load/Store Queue Based on Execution Locality.
  Miquel Pericàs and Adrián Cristal and Francisco J. Cazorla and Rubén González and Alexander V. Veidenbaum and Daniel A. Jiménez and Mateo Valero ISCA, page 25-36. IEEE, (2008)
  to dblp by dblp on Jan 6, 2010, 12:00 AM
  URL | BibTeX | spam 
• Clock gate on abort: Towards energy-efficient hardware Transactional Memory.
  Sutirtha Sanyal and Sourav Roy and Adrian Cristal and Osman S. Unsal and Mateo Valero IPDPS, page 1-8. IEEE, (2009)
  to dblp by dblp on Oct 12, 2009, 12:00 AM
  URL | BibTeX | spam 
• Taking the heat off transactions: Dynamic selection of pessimistic concurrency control.
  Nehir Sönmez and Tim Harris and Adrián Cristal and Osman S. Unsal and Mateo Valero IPDPS, page 1-10. IEEE, (2009)
  to dblp by dblp on Oct 12, 2009, 12:00 AM
  URL | BibTeX | spam 
• QuakeTM: parallelizing a complex sequential application using transactional memory.
  Vladimir Gajinov and Ferad Zyulkyarov and Osman S. Unsal and Adrián Cristal and Eduard Ayguadé and Tim Harris and Mateo Valero ICS, page 126-135. ACM, (2009)
  to dblp by dblp on Jun 18, 2009, 12:00 AM
  URL | BibTeX | spam 
• A distributed processor state management architecture for large-window processors.
  Isidro Gonzalez and Marco Galluzzi and Alexander V. Veidenbaum and Marco A. Ramírez and Adrián Cristal and Mateo Valero MICRO, page 11-22. IEEE Computer Society, (2008)
  to dblp by dblp on Mar 16, 2009, 12:00 AM
  URL | BibTeX | spam 
• A decoupled KILO-instruction processor.
  Miquel Pericàs and Adrián Cristal and Ruben Gonzalez and Daniel A. Jiménez and Mateo Valero HPCA, page 53-64. IEEE Computer Society, (2006)
  to dblp by dblp on Feb 26, 2009, 12:00 AM
  URL | BibTeX | spam 
• Turbocharging boosted transactions or: how i learnt to stop worrying and love longer transactions.
  Chinmay Eishan Kulkarni and Osman S. Unsal and Adrián Cristal and Eduard Ayguadé and Mateo Valero PPOPP, page 307-308. ACM, (2009)
  to dblp by dblp on Feb 24, 2009, 12:00 AM
  URL | BibTeX | spam 
• Atomic quake: using transactional memory in an interactive multiplayer game server.
  Ferad Zyulkyarov and Vladimir Gajinov and Osman S. Unsal and Adrián Cristal and Eduard Ayguadé and Tim Harris and Mateo Valero PPOPP, page 25-34. ACM, (2009)
  to dblp by dblp on Feb 24, 2009, 12:00 AM
  URL | BibTeX | spam 
• Hardware Transactional Memory with Operating System Support, HTMOS.
  Sasa Tomic and Adrián Cristal and Osman S. Unsal and Mateo Valero Euro-Par Workshops, volume 4854 of Lecture Notes in Computer Science, page 8-17. Springer, (2007)
  to dblp by dblp on Oct 28, 2008, 12:00 AM
  URL | BibTeX | spam 
• Transactional Memory and OpenMP.
  Milos Milovanovic and Roger Ferrer and Osman S. Unsal and Adrián Cristal and Xavier Martorell and Eduard Ayguadé and Jesús Labarta and Mateo Valero IWOMP, volume 4935 of Lecture Notes in Computer Science, page 37-53. Springer, (2007)
  to dblp by dblp on Aug 27, 2008, 12:00 AM
  URL | BibTeX | spam 
• A Flexible Heterogeneous Multi-Core Architecture.
  Miquel Pericàs and Adrián Cristal and Francisco J. Cazorla and Ruben Gonzalez and Daniel A. Jiménez and Mateo Valero PACT, page 13-24. IEEE Computer Society, (2007)
  to dblp by dblp on Aug 20, 2008, 12:00 AM
  URL | BibTeX | spam 
• Nebelung: Execution Environment for Transactional OpenMP.
  Milos Milovanovic and Roger Ferrer and Vladimir Gajinov and Osman S. Unsal and Adrián Cristal and Eduard Ayguadé and Mateo Valero International Journal of Parallel Programming36(3):326-346(2008)
  to dblp by dblp on May 30, 2008, 12:00 AM
  URL | BibTeX | spam 
• The limits of software transactional memory STM: dissecting Haskell STM applications on a many-core environment.
  Cristian Perfumo and Nehir Sönmez and Srdjan Stipic and Osman S. Unsal and Adrián Cristal and Tim Harris and Mateo Valero Conf. Computing Frontiers, page 67-78. ACM, (2008)
  to dblp by dblp on May 15, 2008, 12:00 AM
  URL | BibTeX | spam 
• Chained In-Order/Out-of-Order DoubleCore Architecture.
  Miquel Pericas and Adrián Cristal and Ruben Gonzalez and Daniel A. Jiménez SBAC-PAD, page 209-217. IEEE Computer Society, (2005)
  to dblp by dblp on May 9, 2008, 12:00 AM
  URL | BibTeX | spam 
• A Flexible Heterogeneous Multi-Core Architecture
  Miquel Pericas and Adrian Cristal and Francisco J. Cazorla and Ruben Gonzalez and Daniel A. Jimenez and Mateo Valero Parallel Architecture and Compilation Techniques, 2007. PACT 2007. 16th International Conference on, page 13-24. (2007)
  to heterogeneous by ykwok on May 2, 2008, 4:31 PM
  URL | BibTeX | spam 
• A partitioned instruction queue to reduce instruction wakeup energy.
  Marco A. Ramírez and Adrián Cristal and Mateo Valero and Alexander V. Veidenbaum and Luis Villa IJHPCN1(4):153-161(2004)
  to dblp by dblp on Jan 2, 2008, 12:00 AM
  URL | BibTeX | spam 
• Future ILP processors.
  Adrián Cristal and Josep Llosa and Mateo Valero and Daniel Ortega IJHPCN2(1):1-10(2004)
  to dblp by dblp on Jan 2, 2008, 12:00 AM
  URL | BibTeX | spam 
• Transactional Memory: An Overview.
  Tim Harris and Adrián Cristal and Osman S. Unsal and Eduard Ayguadé and Fabrizio Gagliardi and Burton Smith and Mateo Valero IEEE Micro27(3):8-29(2007)
  to dblp by dblp on Nov 8, 2007, 12:00 AM
  URL | BibTeX | spam