BibSonomy
::
author
::
tag
user
group
author
concept
BibTeX key
search:all
A blue social bookmark and publication sharing system.
tags
·
relations
·
groups
·
popular
help
·
blog
·
about
username:
password:
myFriends
myRelations
mySearch
myPDF
myDuplicates
myBibTeX
login
·
register
bookmarks
publications
(12)
previous | 1
2
|
next
What-if OLAP Queries with Changing Dimensions.
L. V. S.
Lakshmanan
and A.
Russakovsky
and V.
Sashikanth
ICDE
1334-1336 (2008)
to
dblp
by
dblp
on 2008-05-05 00:00:00
|
URL
|
BibTeX
Generating views of the buzz: browsing popular media and authoring using mixed-initiative composition.
Eunyee
Koh
and Andruid
Kerne
and Andrew
Webb
and Sashikanth
Damaraju
and David
Sturdivant
ACM Multimedia
228-237 (2007)
to
dblp
by
dblp
on 2007-10-24 00:00:00
|
URL
|
BibTeX
A novel CLB architecture and circuit packing algorithm for logic-area reduction in SRAM-based FPGAs.
Vivek
Garg
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
ASP-DAC
791-794 (2005)
to
dblp
by
dblp
on 2006-09-20 00:00:00
|
URL
|
BibTeX
A function generator-based reconfigurable system.
Vivek
Garg
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
ASP-DAC
905-909 (2005)
to
dblp
by
dblp
on 2006-09-20 00:00:00
|
URL
|
BibTeX
Cluster-based detection of SEU-caused errors in LUTs of SRAM-based FPGAs.
E.
Syam Sundar Reddy
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
and Narayanan
Vijaykrishnan
ASP-DAC
1200-1203 (2005)
to
dblp
by
dblp
on 2006-09-20 00:00:00
|
URL
|
BibTeX
Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only).
E.
Syam Sundar Reddy
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
and Narayanan
Vijaykrishnan
FPGA
265 (2005)
to
dblp
by
dblp
on 2006-02-13 00:00:00
|
URL
|
BibTeX
An Area and Configuration-Bit Optimized CLB Architecture and Timing-Driven Packing for FPGAs.
Vivek
Garg
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
VLSI Design
507-510 (2006)
to
dblp
by
dblp
on 2006-02-03 00:00:00
|
URL
|
BibTeX
Detecting SEU-Caused Routing Errors in SRAM-Based FPGAs.
E.
Syam Sundar Reddy
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
and Narayanan
Vijaykrishnan
VLSI Design
736-741 (2005)
to
dblp
by
dblp
on 2005-06-08 00:00:00
|
URL
|
BibTeX
Online Detection and Diagnosis of Multiple Configuration Upsets in LUTs of SRAM-Based FPGAs.
E.
Syam Sundar Reddy
and Vikram
Chandrasekhar
and Milagros
Sashikánth
and V.
Kamakoti
and Narayanan
Vijaykrishnan
IPDPS
(2005)
to
dblp
by
dblp
on 2005-05-27 00:00:00
|
URL
|
BibTeX
Shared Cache - The Future of Parallel Databases.
Sashikanth
Chandrasekaran
and Roger
Bamford
ICDE
840-850 (2003)
to
dblp
by
dblp
on 2004-03-31 00:00:00
|
URL
|
BibTeX
previous | 1
2
|
next
Showing 10 items per page. Show
10
,
25
,
50
,
100
items per page.
tags
dblp