BibSonomy
::
author
::
tag
user
group
author
concept
BibTeX key
search:all
A blue social bookmark and publication sharing system.
tags
·
relations
·
groups
·
popular
help
·
blog
·
about
username:
password:
myFriends
myRelations
mySearch
myPDF
myDuplicates
myBibTeX
login
·
register
bookmarks
publications
(472)
previous | 1
2
3
|
next
Approximate Control Design for Solar Driven Sensor Nodes.
Clemens
Moser
and Lothar
Thiele
and Davide
Brunelli
and Luca
Benini
HSCC
634-637 (2008)
to
dblp
by
dblp
on 2008-08-27 00:00:00
|
URL
|
BibTeX
3D Global Flow Stability Analysis on Unstructured Grids.
Marek
Morzynski
and Frank
Thiele
PPAM
1293-1302 (2007)
to
dblp
by
dblp
on 2008-08-22 00:00:00
|
URL
|
BibTeX
Mit Multimedia in die Zukunft? - Multimediale Möglichkeiten in der kulturellen Kinder- und Jugendbildung
Stefan
Aufenanger
and Jürgen
Lauffer
and Günter
Thiele
(1998)
to
Imtm-Bibliothek
by
imtm
on 2008-08-21 13:07:03
|
BibTeX
Expected system energy consumption minimization in leakage-aware DVS systems.
Jian-Jia
Chen
and Lothar
Thiele
ISLPED
315-320 (2008)
to
dblp
by
dblp
on 2008-08-18 00:00:00
|
URL
|
BibTeX
Die Freiburger Stadtschreiber im Mittelalter
Folkmar
Thiele
(1973)
to
Notariat
Stadschreiber
by
cdkr
on 2008-08-08 12:22:52
|
BibTeX
Prototyping Wireless Sensor Network Applications with BTnodes
J.
Beutel
and O.
Kasten
and F.
Mattern
and K.
R{\"o}mer
and F.
Siegemund
and L.
Thiele
Proc. 1st European Workshop on Sensor Networks (EWSN 2004)
323--338 (2004)
to
imported
by
goetz
on 2008-08-07 12:51:45
|
URL
|
BibTeX
Partitioning Processor Arrays under Resource Constraints.
Jürgen
Teich
and Lothar
Thiele
and Lee Z.
Zhang
VLSI Signal Processing
17
5-20 (1997)
to
dblp
by
dblp
on 2008-08-07 00:00:00
|
URL
|
BibTeX
Resource constrained scheduling of uniform algorithms.
Lothar
Thiele
VLSI Signal Processing
10
295-310 (1995)
to
dblp
by
dblp
on 2008-08-07 00:00:00
|
URL
|
BibTeX
Guest editors' introduction.
Lothar
Thiele
and Edward
Chow
VLSI Signal Processing
8
95 (1994)
to
dblp
by
dblp
on 2008-08-07 00:00:00
|
URL
|
BibTeX
Control generation in the design of processor arrays.
Jürgen
Teich
and Lothar
Thiele
VLSI Signal Processing
3
77-92 (1991)
to
dblp
by
dblp
on 2008-08-07 00:00:00
|
URL
|
BibTeX
previous | 1
2
3
|
next
Showing 10 items per page. Show
10
,
25
,
50
,
100
items per page.
tags
21.-Jahrhundert
ABAP/4
agencies
algorithms,
Aufsatzsammlung
Betriebsfestigkeit
Bilanz
Bilanzanalyse
caching,
Case
Characterization
corridors
DATE
dblp
Deutsch
Deutschland
dispersal
Druckrohrleitung
Einzelfertigung
En-route
Entwicklungsländer
Entwicklungspolitik
external
Fertigungsorganisation
fluid
Gasversorgung
genetic
Genossenschaftswesen
Globalisierung
habitat_configuration
hard
Heracleum_mantegazzianum
IFZ
imported
Imtm-Bibliothek
Internationale_Finanzpolitik
Internationaler_Währungsfonds
invasion
island-biogeographic_model
Kombination
Konzernbilanz
Kriegsschaden
Kunststoffplastik
logistic_regression
lv_wisskomm
Marke
Maschinenbauindustrie
Methodology
Milit{\"a}r
Modelling
Multi-task
Nachrichtentechnik
Netz
Notariat
Osttimor
Pareto,
Performances
Politik
Prognose
programming
programming,
rism,
Robustness
Selbstbestimmungsrecht
set
Sicherheit
SPEA,
SPEA2,
sphere
spread
Stadschreiber
study
Technische_Sicherheit
Telefunken-Aktiengesellschaft
theory
transport
Umgestaltung
Verpackung
Volkswirtschaft
Völkerrecht
Wasserversorgung
Weltbank
Workload
Zeitstandfestigkeit