en
de
Local
OpenID
:
no help available
no help available
BibSonomy
author
tag
user
group
author
concept
BibTeX key
search:all
::
Vijaykrishnan
::
The blue social bookmark and publication sharing system.
sign in
home
groups
popular
posts
tags
authors
concepts
discussions
actions for all displayed bookmarks:
export:
RSS
,
BibTeX
,
XML
sort:
criterion:
date
,
title
order:
ascending
,
descending
others:
bookmarks per page:
5
10
20
50
100
bookmarks
actions for all displayed publications:
export:
RSS
,
BibTeX
,
RDF
,
more...
sort:
criterion:
date
,
title
order:
ascending
,
descending
advanced...
others:
publications per page:
5
10
20
50
100
publications
(314)
tags
dblp
noc
DATE
Compilation
Optimization
Energy
Estimation
and
tolerant
fault-tolerance
wave
algorithms
network-on-chip
optimization
benchmark
fmea
recovery
architectures
interconnect
softerror
Scheduling
router
deadlockrecovery
compiler
overview
Software
estimation
analysis
transientfailure
Management
reliability
SoftWatt
simulation
performance
backtracking
tools
Memory
OS
power
High-level
No matching items.
Exploring Fault-Tolerant Network-on-Chip Architectures
Dongkook Park
,
C. Nicopoulos
,
Jongman Kim
,
N. Vijaykrishnan
, and
C.R. Das
.
Dependable Systems and Networks, 2006. DSN 2006. International Conference on,
page 93-104.
(
2006
)
Dongkook Park
,
C. Nicopoulos
,
Jongman Kim
,
N. Vijaykrishnan
, and
C.R. Das
.
Dependable Systems and Networks, 2006. DSN 2006. International Conference on,
page 93-104.
(
2006
)
a month ago
by
eberle18
3
architectures
noc
tolerant
architectures
noc
tolerant
URL
DOI
TeX
Fault tolerant algorithms for network-on-chip interconnect
M. Pirretti
,
G.M. Link
,
R.R. Brooks
,
N. Vijaykrishnan
,
M. Kandemir
, and
M.J. Irwin
.
VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on,
page 46-51.
(
2004
)
M. Pirretti
,
G.M. Link
,
R.R. Brooks
,
N. Vijaykrishnan
,
M. Kandemir
, and
M.J. Irwin
.
VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on,
page 46-51.
(
2004
)
a month ago
by
eberle18
2
algorithms
noc
tolerant
algorithms
noc
tolerant
URL
DOI
TeX
Analysis of error recovery schemes for networks on chips
S. Murali
,
T. Theocharides
,
N. Vijaykrishnan
,
M.J. Irwin
,
L. Benini
, and
G. De Micheli
.
Design Test of Computers, IEEE
22(5):434-442
(
2005
)
S. Murali
,
T. Theocharides
,
N. Vijaykrishnan
,
M.J. Irwin
,
L. Benini
, and
G. De Micheli
.
Design Test of Computers, IEEE
22(5):434-442
(
2005
)
a month and a day ago
by
eberle18
2
analysis
noc
overview
recovery
analysis
noc
overview
recovery
URL
DOI
TeX
Design and analysis of an NoC architecture from performance, reliability and energy perspective
Jongman Kim
,
Dongkook Park
,
C. Nicopoulos
,
N. Vijaykrishnan
, and
C.R. Das
.
Architecture for networking and communications systems, 2005. ANCS 2005. Symposium on,
page 173-182.
(
2005
)
Jongman Kim
,
Dongkook Park
,
C. Nicopoulos
,
N. Vijaykrishnan
, and
C.R. Das
.
Architecture for networking and communications systems, 2005. ANCS 2005. Symposium on,
page 173-182.
(
2005
)
a month and a day ago
by
eberle18
2
backtracking
fmea
noc
wave
backtracking
fmea
noc
wave
URL
DOI
TeX
DFLAP: a dynamic frequency linear array processor.
Narayanan Vijaykrishnan
,
Nagarajan Ranganathan
, and
N. Bhavanishankar
.
ICIP 2,
page 1007-1010.
(
1996
)
Narayanan Vijaykrishnan
,
Nagarajan Ranganathan
, and
N. Bhavanishankar
.
ICIP 2,
page 1007-1010.
(
1996
)
2 months and 22 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Multiresolution Gabor Feature Extraction for Real Time Applications.
Yong Cheol Peter Cho
,
Nandhini Chandramoorthy
,
Kevin M. Irick
, and
Vijaykrishnan Narayanan
.
SiPS,
page 55-60.
IEEE,
(
2012
)
Yong Cheol Peter Cho
,
Nandhini Chandramoorthy
,
Kevin M. Irick
, and
Vijaykrishnan Narayanan
.
SiPS,
page 55-60.
IEEE,
(
2012
)
2 months and 26 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Hardware Acceleration for Neuromorphic Vision Algorithms.
Ahmed Al-Maashri
,
Matthew Cotter
,
Nandhini Chandramoorthy
,
Michael DeBole
,
Chi-Li Yu
,
Vijaykrishnan Narayanan
, and
Chaitali Chakrabarti
.
Signal Processing Systems
70(2):163-175
(
2013
)
Ahmed Al-Maashri
,
Matthew Cotter
,
Nandhini Chandramoorthy
,
Michael DeBole
,
Chi-Li Yu
,
Vijaykrishnan Narayanan
, and
Chaitali Chakrabarti
.
Signal Processing Systems
70(2):163-175
(
2013
)
3 months and 20 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
A hardware architecture for accelerating neuromorphic vision algorithms.
Ahmed Al-Maashri
,
Michael DeBole
,
Chi-Li Yu
,
Vijaykrishnan Narayanan
, and
Chaitali Chakrabarti
.
SiPS,
page 355-360.
IEEE,
(
2011
)
Ahmed Al-Maashri
,
Michael DeBole
,
Chi-Li Yu
,
Vijaykrishnan Narayanan
, and
Chaitali Chakrabarti
.
SiPS,
page 355-360.
IEEE,
(
2011
)
3 months and 20 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
A framework for accelerating neuromorphic-vision algorithms on FPGAs.
Michael DeBole
,
Ahmed Al-Maashri
,
Matthew Cotter
,
Chi-Li Yu
,
Chaitali Chakrabarti
, and
Vijaykrishnan Narayanan
.
ICCAD,
page 810-813.
IEEE,
(
2011
)
Michael DeBole
,
Ahmed Al-Maashri
,
Matthew Cotter
,
Chi-Li Yu
,
Chaitali Chakrabarti
, and
Vijaykrishnan Narayanan
.
ICCAD,
page 810-813.
IEEE,
(
2011
)
3 months and 20 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
A Holistic Approach to Designing Energy-Efficient Cluster Interconnects.
Eun Jung Kim 0001
,
Greg M. Link
,
Ki Hwan Yum
,
Narayanan Vijaykrishnan
,
Mahmut T. Kandemir
,
Mary Jane Irwin
, and
Chita R. Das
.
IEEE Trans. Computers
54(6):660-671
(
2005
)
Eun Jung Kim 0001
,
Greg M. Link
,
Ki Hwan Yum
,
Narayanan Vijaykrishnan
,
Mahmut T. Kandemir
,
Mary Jane Irwin
, and
Chita R. Das
.
IEEE Trans. Computers
54(6):660-671
(
2005
)
4 months and 2 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Energy optimization techniques in cluster interconnects.
Eun Jung Kim 0001
,
Ki Hwan Yum
,
Greg M. Link
,
Narayanan Vijaykrishnan
,
Mahmut T. Kandemir
,
Mary Jane Irwin
,
Mazin S. Yousif
, and
Chita R. Das
.
ISLPED,
page 459-464.
ACM,
(
2003
)
Eun Jung Kim 0001
,
Ki Hwan Yum
,
Greg M. Link
,
Narayanan Vijaykrishnan
,
Mahmut T. Kandemir
,
Mary Jane Irwin
,
Mazin S. Yousif
, and
Chita R. Das
.
ISLPED,
page 459-464.
ACM,
(
2003
)
4 months and 2 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Simultaneous memory and bus partitioning for SoC architectures.
Suresh Srinivasan
,
Federico Angiolini
,
Martino Ruggiero
,
Luca Benini
, and
Narayanan Vijaykrishnan
.
SoCC,
page 125-128.
IEEE,
(
2005
)
Suresh Srinivasan
,
Federico Angiolini
,
Martino Ruggiero
,
Luca Benini
, and
Narayanan Vijaykrishnan
.
SoCC,
page 125-128.
IEEE,
(
2005
)
4 months and 11 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores.
Emre Kultursay
,
Karthik Swaminathan
,
Vinay Saripalli
,
Vijaykrishnan Narayanan
,
Mahmut T. Kandemir
, and
Suman Datta
.
CODES+ISSS,
page 245-254.
ACM,
(
2012
)
Emre Kultursay
,
Karthik Swaminathan
,
Vinay Saripalli
,
Vijaykrishnan Narayanan
,
Mahmut T. Kandemir
, and
Suman Datta
.
CODES+ISSS,
page 245-254.
ACM,
(
2012
)
4 months and 13 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Power-efficient implementation of turbo decoder in SDR system.
Byung-Tae Kang
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Theocharis Theocharides
.
SoCC,
page 119-122.
IEEE,
(
2004
)
Byung-Tae Kang
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Theocharis Theocharides
.
SoCC,
page 119-122.
IEEE,
(
2004
)
5 months and a day ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
A generic reconfigurable neural network architecture as a network on chip.
Theocharis Theocharides
,
Greg M. Link
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Vamsi Srikantam
.
SoCC,
page 191-194.
IEEE,
(
2004
)
Theocharis Theocharides
,
Greg M. Link
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Vamsi Srikantam
.
SoCC,
page 191-194.
IEEE,
(
2004
)
5 months and a day ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
ChipPower: an architecture-level leakage simulator.
Yuh-Fang Tsai
,
Ananth Hegde Ankadi
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Theocharis Theocharides
.
SoCC,
page 395-398.
IEEE,
(
2004
)
Yuh-Fang Tsai
,
Ananth Hegde Ankadi
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Theocharis Theocharides
.
SoCC,
page 395-398.
IEEE,
(
2004
)
5 months and a day ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs.
E. Syam Sundar Reddy
,
Vikram Chandrasekhar
,
Milagros Sashikánth
,
V. Kamakoti
, and
Vijaykrishnan Narayanan
.
FPT,
page 121-128.
IEEE,
(
2004
)
E. Syam Sundar Reddy
,
Vikram Chandrasekhar
,
Milagros Sashikánth
,
V. Kamakoti
, and
Vijaykrishnan Narayanan
.
FPT,
page 121-128.
IEEE,
(
2004
)
5 months and 27 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Adaptive Garbage Collection for Battery-Operated Environments.
Guangyu Chen
,
Mahmut T. Kandemir
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Mario Wolczko
.
Java Virtual Machine Research and Technology Symposium,
page 1-12.
USENIX,
(
2002
)
Guangyu Chen
,
Mahmut T. Kandemir
,
Narayanan Vijaykrishnan
,
Mary Jane Irwin
, and
Mario Wolczko
.
Java Virtual Machine Research and Technology Symposium,
page 1-12.
USENIX,
(
2002
)
6 months and 11 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Energy Behavior of Java Applications from the Memory Perspective.
Narayanan Vijaykrishnan
,
Mahmut T. Kandemir
,
Soontae Kim
,
Samarjeet Singh Tomar
,
Anand Sivasubramaniam
, and
Mary Jane Irwin
.
Java Virtual Machine Research and Technology Symposium,
page 207-220.
USENIX,
(
2001
)
Narayanan Vijaykrishnan
,
Mahmut T. Kandemir
,
Soontae Kim
,
Samarjeet Singh Tomar
,
Anand Sivasubramaniam
, and
Mary Jane Irwin
.
Java Virtual Machine Research and Technology Symposium,
page 207-220.
USENIX,
(
2001
)
6 months and 11 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
Power Analysis Attack Resistance Engineering by Dynamic Voltage and Frequency Scaling.
Shengqi Yang
,
Pallav Gupta
,
Marilyn Wolf
,
Dimitrios N. Serpanos
,
Vijaykrishnan Narayanan
, and
Yuan Xie
.
ACM Trans. Embedded Comput. Syst.
11(3):62
(
2012
)
Shengqi Yang
,
Pallav Gupta
,
Marilyn Wolf
,
Dimitrios N. Serpanos
,
Vijaykrishnan Narayanan
, and
Yuan Xie
.
ACM Trans. Embedded Comput. Syst.
11(3):62
(
2012
)
6 months and 28 days ago
by
dblp
1
dblp
dblp
URL
DOI
TeX
BibSonomy is offered by the
KDE group
of the University of Kassel, the
DMIR group
of the University of Würzburg, and the
L3S Research Center
, Germany.
Privacy & Terms of Use
-
Contact