sign in · help · news · about ·

BibSonomy :: author :: Zyuban ::

tag user group author concept BibTeX key search:all

The blue social bookmark and publication sharing system.

>
|
<

bookmarks

bookmarks per page: 5 10 20 50 100

RSS BibTeX RDF more

publications

(28)

<< < 1 | 2 > >>

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors.
David Brooks, Pradip Bose, Stanley Schuster, Hans M. Jacobson, Prabhakar Kudva, Alper Buyuktosunoglu, John-David Wellman, Victor V. Zyuban, Manish Gupta, and Peter W. Cook IEEE Micro 20(6):26-44 (2000)
to dblp by dblp on Nov 3, 2011, 12:00 AM
URL | BibTeX
POWER7TM local clocking and clocked storage elements.
James D. Warnock, Leon J. Sigal, Dieter F. Wendel, K. Paul Muller, Joshua Friedrich, Victor V. Zyuban, Ethan H. Cannon, and A. J. KleinOsowski ISSCC, page 178-179. IEEE, (2010)
to dblp by dblp on Oct 19, 2011, 12:00 AM
URL | BibTeX
The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor.
Dieter F. Wendel, Ronald N. Kalla, Robert Cargoni, Joachim G. Clabes, Joshua Friedrich, R. Frech, James A. Kahle, Balaram Sinharoy, William J. Starke, Scott Taylor, Steve Weitzel, Sam G. Chu, Md. Saiful Islam, and Victor V. Zyuban ISSCC, page 102-103. IEEE, (2010)
to dblp by dblp on Oct 19, 2011, 12:00 AM
URL | BibTeX
Early-Stage Definition of LPX: A Low Power Issue-Execute Processor.
Pradip Bose, David Brooks, Alper Buyuktosunoglu, Peter W. Cook, K. Das, Philip G. Emma, Michael Gschwind, Hans M. Jacobson, Tejas Karkhanis, Prabhakar Kudva, Stanley Schuster, James E. Smith, Viji Srinivasan, Victor V. Zyuban, David H. Albonesi, and Sandhya Dwarkadas PACS, volume 2325 of Lecture Notes in Computer Science, page 1-17. Springer, (2002)
to dblp by dblp on Jun 29, 2011, 12:00 AM
URL | BibTeX
Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors.
Hans M. Jacobson, Pradip Bose, Zhigang Hu, Alper Buyuktosunoglu, Victor V. Zyuban, Richard J. Eickemeyer, Lee Eisen, John Griswell, Doug Logan, Balaram Sinharoy, and Joel M. Tendler HPCA, page 238-242. IEEE Computer Society, (2005)
to dblp by dblp and 1 other user on May 24, 2011, 12:00 AM
URL | BibTeX
Power-efficient, reliable microprocessor architectures: modeling and design methods.
Pradip Bose, Alper Buyuktosunoglu, Chen-Yong Cher, John A. Darringer, Meeta Sharma Gupta, Hendrik F. Hamann, Hans M. Jacobson, Prabhakar Kudva, Eren Kursun, Niti Madan, Indira Nair, Jude A. Rivers, Jeonghee Shin, Alan J. Weger, and Victor V. Zyuban ACM Great Lakes Symposium on VLSI, page 299-304. ACM, (2010)
to dblp by dblp on Jul 21, 2010, 3:58 PM
URL | BibTeX
A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery FPR.
Milena Vratonjic, Matthew M. Ziegler, George Gristede, Victor V. Zyuban, Thomas Mitchell, Ee Cho, Chandu Visweswariah, and Vojin G. Oklobdzija PATMOS, volume 5953 of Lecture Notes in Computer Science, page 307-316. Springer, (2009)
to dblp by dblp on Mar 15, 2010, 12:00 AM
URL | BibTeX
The opportunity cost of low power design: a case study in circuit tuning.
Matthew M. Ziegler, Victor V. Zyuban, George Gristede, Milena Vratonjic, and Joshua Friedrich ISLPED, page 133-138. ACM, (2009)
to dblp by dblp on Nov 20, 2009, 12:00 AM
URL | BibTeX
Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors
Hans Jacobson, Pradip Bose, Zhigang Hu, Alper Buyuktosunoglu, Victor Zyuban, Rick Eickemeyer, Lee Eisen, John Griswell, Doug Logan, Balaram Sinharoy, and Joel Tendler HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, page 238--242. Washington, DC, USA, IEEE Computer Society, (2005)
to Clock-Gating PhD_Background_Mechanisms PhD_Biblio by derkling and 1 other user on Aug 31, 2009, 3:54 PM
DOI | BibTeX
A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime.
Jeonghee Shin, Victor V. Zyuban, Pradip Bose, and Timothy Mark Pinkston ISCA, page 353-362. IEEE, (2008)
to dblp by dblp on Mar 20, 2009, 12:00 AM
URL | BibTeX
Low-power circuits and technology for wireless digital systems.
Stephen V. Kosonocky, Azeez J. Bhavnagarwala, Kenneth Chin, George Gristede, Anne-Marie Haen, Wei Hwang, Mark B. Ketchen, Suhwan Kim, Daniel R. Knebel, Kevin W. Warren, and Victor V. Zyuban IBM Journal of Research and Development 47(2-3):283-298 (2003)
to dblp by dblp on Aug 13, 2008, 12:00 AM
URL | BibTeX
Application of STD to latch-power estimation.
Victor V. Zyuban, and Peter M. Kogge IEEE Trans. VLSI Syst. 7(1):111-115 (1999)
to dblp by dblp on Nov 13, 2007, 12:00 AM
URL | BibTeX
Optimization of scannable latches for low energy.
Victor V. Zyuban IEEE Trans. VLSI Syst. 11(5):778-788 (2003)
to dblp by dblp on Nov 13, 2007, 12:00 AM
URL | BibTeX
A Framework for Architecture-Level Lifetime Reliability Modeling.
Jeonghee Shin, Victor V. Zyuban, Zhigang Hu, Jude A. Rivers, and Pradip Bose DSN, page 534-543. IEEE Computer Society, (2007)
to dblp by dblp on Jun 26, 2007, 12:00 AM
URL | BibTeX
An innovative low-power high-performance programmable signal processor for digital communications.
Jaime H. Moreno, Victor V. Zyuban, Uzi Shvadron, Fredy D. Neeser, Jeff H. Derby, Malcolm S. Ware, Krishnan Kailas, Ayal Zaks, Amir B. Geva, Shay Ben-David, Sameh W. Asaad, Thomas W. Fox, Daniel Littrell, Marina Biberstein, Dorit Naishlos, and Hillery C. Hunter IBM Journal of Research and Development 47(2-3):299-326 (2003)
to dblp by dblp on Sep 5, 2006, 12:00 AM
URL | BibTeX
Balancing hardware intensity in microprocessor pipelines.
Victor V. Zyuban, and Philip N. Strenski IBM Journal of Research and Development 47(5-6):585-598 (2003)
to dblp by dblp on Sep 5, 2006, 12:00 AM
URL | BibTeX
The energy complexity of register files.
Victor V. Zyuban, and Peter M. Kogge ISLPED, page 305-310. ACM, (1998)
to dblp by dblp on Feb 15, 2006, 12:00 AM
URL | BibTeX
Optimization of high-performance superscalar architectures for energy efficiency.
Victor V. Zyuban, and Peter M. Kogge ISLPED, page 84-89. ACM, (2000)
to dblp by dblp on Feb 15, 2006, 12:00 AM
URL | BibTeX
Clocking strategies and scannable latches for low power appliacations.
Victor V. Zyuban, and D. Meltzer ISLPED, page 346-351. ACM, (2001)
to dblp by dblp on Feb 15, 2006, 12:00 AM
URL | BibTeX
Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels.
Victor V. Zyuban, and Philip N. Strenski ISLPED, page 166-171. ACM, (2002)
to dblp by dblp on Feb 15, 2006, 12:00 AM
URL | BibTeX

<< < 1 | 2 > >>publications per page: 5 10 20 50 100

a gripper