@article{journals/vlsisp/VillalbaZAB98,
	title = {Radix-4 Vectoring CORDIC Algorithm and Architectures.},
	author = {Julio Villalba and Emilio L. Zapata and Elisardo Antelo and Javier D. Bruguera},
	journal = {VLSI Signal Processing},
	number = {2},
	pages = {127-147},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp19.html#VillalbaZAB98},
	volume = {19},
	year = {1998},
	biburl = {http://www.bibsonomy.org/bibtex/203004e3cd81c7bd3ca6cd1706efdfb3d/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1023/A:1008061701575}, date = {2008-08-07},
	keywords = {dblp }
}

@article{journals/vlsisp/VillalbaLZ98,
	title = {Parallel Compensation of Scale Factor for the CORDIC Algorithm.},
	author = {Julio Villalba and Tomás Lang and Emilio L. Zapata},
	journal = {VLSI Signal Processing},
	number = {3},
	pages = {227-241},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp19.html#VillalbaLZ98},
	volume = {19},
	year = {1998},
	biburl = {http://www.bibsonomy.org/bibtex/2ddf5d9683be4e21e8060b30c9500bc37/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1023/A:1008013707124}, date = {2008-08-07},
	keywords = {dblp }
}

@article{journals/vlsisp/BooABZ97,
	title = {Mapping of Trellises Associated with General Encoders onto High-Performance VLSI Architectures.},
	author = {Montserrat Bóo and Francisco Argüello and Javier D. Bruguera and Emilio L. Zapata},
	journal = {VLSI Signal Processing},
	number = {1},
	pages = {57-73},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp17.html#BooABZ97},
	volume = {17},
	year = {1997},
	biburl = {http://www.bibsonomy.org/bibtex/26d74be53bfac6cfe88e733ec3fbad1f0/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1023/A:1007949000569}, date = {2008-08-07},
	keywords = {dblp }
}

@article{journals/vlsisp/BrugueraGLVZ96,
	title = {Cordic based parallel/pipelined architecture for the Hough transform.},
	author = {Javier D. Bruguera and Nicolas Guil and Tomás Lang and Julio Villalba and Emilio L. Zapata},
	journal = {VLSI Signal Processing},
	number = {3},
	pages = {207-221},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp12.html#BrugueraGLVZ96},
	volume = {12},
	year = {1996},
	biburl = {http://www.bibsonomy.org/bibtex/2434b8080f3a2c73190d5ced79d452991/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1007/BF00924986}, date = {2008-08-07},
	keywords = {dblp }
}

@article{journals/vlsisp/ArguelloZ95,
	title = {Constant geometry split-radix algorithms.},
	author = {Francisco Argüello and Emilio L. Zapata},
	journal = {VLSI Signal Processing},
	number = {2},
	pages = {141-152},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp10.html#ArguelloZ95},
	volume = {10},
	year = {1995},
	biburl = {http://www.bibsonomy.org/bibtex/200595d234a600254361267314b3896ee/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1007/BF02407032}, date = {2008-08-07},
	keywords = {dblp }
}

@article{journals/vlsisp/SanchezLPTZ99,
	title = {An Efficient Architecture for the In-Place Fast Cosine Transform.},
	author = {Manuel Sánchez and Juan López and Oscar G. Plata and María A. Trenas and Emilio L. Zapata},
	journal = {VLSI Signal Processing},
	number = {2},
	pages = {91-102},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp21.html#SanchezLPTZ99},
	volume = {21},
	year = {1999},
	biburl = {http://www.bibsonomy.org/bibtex/2dca13cfe1356a5e0b00f1b592268ab5f/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1023/A:1008044104579}, date = {2008-08-06},
	keywords = {dblp }
}

@article{journals/vlsisp/TrenasLZA02,
	title = {A Configurable Architecture for the Wavelet Packet Transform.},
	author = {María A. Trenas and Juan López and Emilio L. Zapata and Francisco Argüello},
	journal = {VLSI Signal Processing},
	number = {3},
	pages = {255-273},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp32.html#TrenasLZA02},
	volume = {32},
	year = {2002},
	biburl = {http://www.bibsonomy.org/bibtex/2fe4bec483ec4a0c13dc4c683bf352c04/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1023/A:1020221003822}, date = {2008-07-22},
	keywords = {dblp }
}

@article{journals/vlsisp/HormigoVZ04,
	title = {CORDIC Processor for Variable-Precision Interval Arithmetic.},
	author = {Javier Hormigo and Julio Villalba and Emilio L. Zapata},
	journal = {VLSI Signal Processing},
	number = {1},
	pages = {21-39},
	url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp37.html#HormigoVZ04},
	volume = {37},
	year = {2004},
	biburl = {http://www.bibsonomy.org/bibtex/24b41417f338f8de6bd62f7ab6e1e1573/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1023/B:VLSI.0000017001.88149.f4}, date = {2008-07-17},
	keywords = {dblp }
}

@article{journals/ijhsc/AmorLAZ97,
	title = {Mapping Tridiagonal System Algorithms onto Mesh Connected Computers.},
	author = {Margarita Amor and Juan López and Francisco Argüello and Emilio L. Zapata},
	journal = {International Journal of High Speed Computing},
	number = {2},
	pages = {101-126},
	url = {http://dblp.uni-trier.de/db/journals/ijhsc/ijhsc9.html#AmorLAZ97},
	volume = {9},
	year = {1997},
	biburl = {http://www.bibsonomy.org/bibtex/2913ca13de1b3db218fe7bdc0d277efad/dblp},
	description = {dblp},
	ee = {http://dx.doi.org/10.1142/S012905339700009X}, date = {2008-07-08},
	keywords = {dblp }
}

@inproceedings{conf/iccS/GutierrezRTZ08,
	title = {Parallel Quantum Computer Simulation on the CUDA Architecture.},
	author = {Eladio Gutiérrez and Sergio Romero and María A. Trenas and Emilio L. Zapata},
	booktitle = {ICCS (1)},
	crossref = {conf/iccS/2008-1},
	editor = {Marian Bubak and G. Dick van Albada and Jack Dongarra and Peter M. A. Sloot},
	pages = {700-709},
	publisher = {Springer},
	series = {Lecture Notes in Computer Science},
	url = {http://dblp.uni-trier.de/db/conf/iccS/iccS2008-1.html#GutierrezRTZ08},
	volume = {5101},
	year = {2008},
	biburl = {http://www.bibsonomy.org/bibtex/275301c904315e295b7639cfdd8c737a5/dblp},
	description = {dblp},
	date = {2008-06-30}, ee = {http://dx.doi.org/10.1007/978-3-540-69384-0_75}, isbn = {978-3-540-69383-3},
	keywords = {dblp }
}