Article,

A test evaluation technique for VLSI circuits using register-transfer level fault modeling.

, , and .
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (8): 1104-1113 (2003)

Meta data

Tags

Users

  • @dblp

Comments and Reviews