Architecture and implementation of a highly parallel single-chip video DSP. | BibSonomy

Architecture and implementation of a highly parallel single-chip video DSP.
, , , and .
IEEE Trans. Circuits Syst. Video Techn. 2 (2): 207-220 (1992)

  • @dblp
This publication has not been reviewed yet.

rating distribution
average user rating0.0 out of 5.0 based on 0 reviews
    Please log in to take part in the discussion (add own reviews or comments).