Article,

Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs.

, , , , , , and .
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (9): 1489-1502 (2016)

Meta data

Tags

Users

  • @dblp

Comments and Reviews