Article,
VLSI architectures for neural networks.
P. Treleaven, M. Pacheco, and M. Vellasco.IEEE Micro, 9 (6): 8-27 (1989)
Meta data
- BibTeX key
- journals/micro/TreleavenPV89
- entry type
- article
- year
- 1989
- journal
- IEEE Micro
- number
- 6
- pages
- 8-27
- volume
- 9
- ee
- http://doi.ieeecomputersociety.org/10.1109/40.42984
- url
- http://dblp.uni-trier.de/db/journals/micro/micro9.html#TreleavenPV89
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Journal Article
%1 journals/micro/TreleavenPV89
%A Treleaven, Philip C.
%A Pacheco, Marco Aurélio Cavalcanti
%A Vellasco, Marley M. B. R.
%D 1989
%J IEEE Micro
%K dblp
%N 6
%P 8-27
%T VLSI architectures for neural networks.
%U http://dblp.uni-trier.de/db/journals/micro/micro9.html#TreleavenPV89
%V 9
@article{journals/micro/TreleavenPV89,
added-at = {2015-12-16T00:00:00.000+0100},
author = {Treleaven, Philip C. and Pacheco, Marco Aurélio Cavalcanti and Vellasco, Marley M. B. R.},
biburl = {https://www.bibsonomy.org/bibtex/283d29450aa82cf76db494f8448a3fe3c/dblp},
ee = {http://doi.ieeecomputersociety.org/10.1109/40.42984},
interhash = {4a61872d935732f549c22e317c74e17d},
intrahash = {83d29450aa82cf76db494f8448a3fe3c},
journal = {IEEE Micro},
keywords = {dblp},
number = 6,
pages = {8-27},
timestamp = {2015-12-17T11:34:04.000+0100},
title = {VLSI architectures for neural networks.},
url = {http://dblp.uni-trier.de/db/journals/micro/micro9.html#TreleavenPV89},
volume = 9,
year = 1989
}