Inproceedings,

7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme.

, , , , , , , , , , , , and .
ISSCC, page 132-133. IEEE, (2016)

Meta data

Tags

Users

  • @dblp

Comments and Reviews