Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/dac/ChengMSCCSSLABM16
%A Cheng, Eric
%A Mirkhani, Shahrzad
%A Szafaryn, Lukasz G.
%A Cher, Chen-Yong
%A Cho, Hyungmin
%A Skadron, Kevin
%A Stan, Mircea R.
%A Lilja, Klas
%A Abraham, Jacob A.
%A Bose, Pradip
%A Mitra, Subhasish
%B DAC
%D 2016
%I ACM
%K dblp
%P 68:1-68:6
%T Clear: c̲ross-l̲ayer e̲xploration for a̲rchitecting r̲esilience combining hardware and software techniques to tolerate soft errors in processor cores.
%U http://dblp.uni-trier.de/db/conf/dac/dac2016.html#ChengMSCCSSLABM16
%@ 978-1-4503-4236-0
@inproceedings{conf/dac/ChengMSCCSSLABM16,
added-at = {2021-07-25T00:00:00.000+0200},
author = {Cheng, Eric and Mirkhani, Shahrzad and Szafaryn, Lukasz G. and Cher, Chen-Yong and Cho, Hyungmin and Skadron, Kevin and Stan, Mircea R. and Lilja, Klas and Abraham, Jacob A. and Bose, Pradip and Mitra, Subhasish},
biburl = {https://www.bibsonomy.org/bibtex/2e41e41e646cdf608ee78ea714e99abbf/dblp},
booktitle = {DAC},
crossref = {conf/dac/2016},
ee = {https://doi.org/10.1145/2897937.2897996},
interhash = {a9778979a35d717af4051ac027a2738d},
intrahash = {e41e41e646cdf608ee78ea714e99abbf},
isbn = {978-1-4503-4236-0},
keywords = {dblp},
pages = {68:1-68:6},
publisher = {ACM},
timestamp = {2024-04-10T06:55:10.000+0200},
title = {Clear: c̲ross-l̲ayer e̲xploration for a̲rchitecting r̲esilience combining hardware and software techniques to tolerate soft errors in processor cores.},
url = {http://dblp.uni-trier.de/db/conf/dac/dac2016.html#ChengMSCCSSLABM16},
year = 2016
}