Article,

10-315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation.

, , , , and .
IEEE Trans. Very Large Scale Integr. Syst., 21 (11): 2080-2093 (2013)

Meta data

Tags

Users

  • @dblp

Comments and Reviews