Article,

A layout-based schematic method for very high-speed CMOS cell design.

, and .
IEEE Trans. Very Large Scale Integr. Syst., 7 (1): 144-148 (1999)

Meta data

Tags

Users

  • @dblp

Comments and Reviews