Inproceedings,

Robust Clock Tree Synthesis with timing yield optimization for 3D-ICs.

, , , , and .
ASP-DAC, page 621-626. IEEE, (2011)

Meta data

Tags

Users

  • @dblp

Comments and Reviews