@dblp

Consideration of microbump layout for reduction of local bending stress due to CTE Mismatch in 3D IC.

, , , , , , , and . 3DIC, page TS8.26.1-TS8.26.4. IEEE, (2015)

Links and resources

Tags