@dblp

A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS.

, , , and . ISSCC, page 388-389. IEEE, (2008)

Links and resources

Tags