@inproceedings{Bouajila06,
title = {Organic Computing at the System on Chip Level},
author = {A. Bouajila and J. Zeppenfeld and W. Stechele and A. Herkersdorf and A. Bernauer and O. Bringmann and W. Rosenstiel},
booktitle = {Very Large Scale Integration, 2006 IFIP International Conference on},
pages = {338-341},
url = {http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4107653},
year = {2006},
abstract = {The evolution of CMOS technologies leads to integrated circuits with ever smaller device sizes, lower supply voltage, higher clock frequency and more process variability. Intermittent faults effecting logic and timing are becoming a major challenge for future integrated circuit designs. This paper presents an organic computing inspired SoC architecture which applies self-organization and self-calibration concepts to build reliable SoCs with lower overheads and a broader fault coverage than classical fault-tolerance techniques. We demonstrate the feasibility of this approach by example on the processing pipeline of a public-domain RISC CPU core},
doi = {10.1109/VLSISOC.2006.313257}, isbn = {3-901882-19-7},
keywords = {myown organic_computing }
}