@dblp

A CMOS pipelined carry-save array using true single-phase single-transistor-latch clocking.

, , and . ISCAS (1), page 298-301. IEEE, (1999)

Links and resources

Tags