@dblp

Bounded skew clock routing for 3D stacked IC designs: Enabling trade-offs between power and clock skew.

, and . Green Computing Conference, page 525-532. IEEE Computer Society, (2010)

Links and resources

Tags