@dblp

120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs.

, , , , , , , , , , , , and . ESSCIRC, page 291-294. IEEE, (2015)

Links and resources

Tags