@dblp

Interfacing Synchronous and Asynchronous Modules Within a High-Speed Pipeline.

, and . ARVLSI, page 47-61. IEEE Computer Society, (1997)

Links and resources

Tags