Inproceedings,

Lagrangian relaxation based pin assignment and Through-Silicon Via planning for 3-D SoCs.

, , , and .
ASICON, page 1-4. IEEE, (2013)

Meta data

Tags

Users

  • @dblp

Comments and Reviews