@dblp

A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning.

, , and . DAC, page 262-267. ACM Press, (1999)

Links and resources

Tags