@dblp

Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design.

, , , , and . DATE, page 20132-20137. IEEE Computer Society, (2003)

Links and resources

Tags