@dblp

Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection.

, , , , and . DATE, page 1077-1082. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Links and resources

Tags