@dblp

Analysis of a Hybrid Defect-Tolerance Scheme for High-Density Memory ICs.

, and . DFT, page 166-174. IEEE Computer Society, (1997)

Links and resources

Tags