@dblp

An all-digital PLL using random modulation for SSC generation in 65nm CMOS.

, , and . ISSCC, page 252-253. IEEE, (2013)

Links and resources

Tags