@dblp

Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique.

, , , , and . DATE, page 1579-1582. ACM, (2015)

Links and resources

Tags