@dblp

Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations.

, , and . DSD, page 445-452. IEEE Computer Society, (2015)

Links and resources

Tags