@dblp

Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study.

, , , , , , , , , , , , , , , and . ITC, page 1-10. IEEE Computer Society, (2013)

Links and resources

Tags