@dblp

Design and verification of an application-specific PLD using VHDL and SystemVerilog.

, , and . ASICON, page 159-162. IEEE, (2011)

Links and resources

Tags