@dblp

Comparison of Feature Dimension Reduction Approach for Writer Verification.

, , and . DaEng, volume 285 of Lecture Notes in Electrical Engineering, page 95-102. Springer, (2013)

Links and resources

Tags