@dblp

Interconnect-Driven Layout-Aware Multiple Scan Tree Synthesis for Test Time, Data Compression and Routing Optimization.

, and . ATS, page 63-68. IEEE Computer Society, (2008)

Links and resources

Tags