@dblp

A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits.

, , and . IOLTS, page 223-230. IEEE Computer Society, (2007)

Links and resources

Tags