@dblp

All-digital delay-locked loop for 3D-IC die-to-die clock synchronization.

, and . VLSI-DAT, page 1-4. IEEE, (2014)

Links and resources

Tags