@dblp

A diagnostic test generation procedure for synchronous sequential circuits based on test elimination.

, and . ITC, page 1074-1083. IEEE Computer Society, (1998)

Links and resources

Tags