@dblp

A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems.

, , and . ISCAS (1), page 369-372. IEEE, (2004)

Links and resources

Tags