@dblp

Tunable CMOS delay gate with reduced impact of fabrication mismatch on timing parameters.

, and . NEWCAS, page 1-4. IEEE, (2013)

Links and resources

Tags