@dblp

On Maximizing Decoupling Capacitance of Clock-Gated Logic for Robust Power Delivery.

, , and . ISVLSI, page 510-515. IEEE Computer Society, (2014)

Links and resources

Tags