@dblp

Path Delay Testing: Variable-Clock Versus Rated-Clock.

, , and . VLSI Design, page 470-475. IEEE Computer Society, (1998)

Links and resources

Tags