@dblp

Multivalued Logic for Reduced Pin Count and Multi-site SoC Testing.

, and . NATW, page 49-54. IEEE, (2015)

Links and resources

Tags