@dblp

A sequential circuit fault tolerance technique with enhanced area and power.

. ISSPIT, page 301-304. IEEE Computer Society, (2015)

Links and resources

Tags