BibSonomy now supports HTTPS. Switch to HTTPS.
@dblp

High speed layout synthesis for minimum-width CMOS logic cells via Boolean satisfiability.

, , and . ASP-DAC, page 149-154. IEEE Computer Society, (2004)

Links and resources

URL:
BibTeX key:
conf/aspdac/IizukaIA04
search on:

Comments and Reviews  
(0)

There is no review or comment yet. You can write one!

Tags


Cite this publication