Article,

On variable clock methods for path delay testing of sequential circuits.

, , and .
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (11): 1237-1249 (1997)

Meta data

Tags

Users

  • @dblp

Comments and Reviews