Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/corr/ChengMSCCSSLABM16
%A Cheng, Eric
%A Mirkhani, Shahrzad
%A Szafaryn, Lukasz G.
%A Cher, Chen-Yong
%A Cho, Hyungmin
%A Skadron, Kevin
%A Stan, Mircea R.
%A Lilja, Klas
%A Abraham, Jacob A.
%A Bose, Pradip
%A Mitra, Subhasish
%D 2016
%J CoRR
%K dblp
%T CLEAR: Cross-Layer Exploration for Architecting Resilience - Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores.
%U http://dblp.uni-trier.de/db/journals/corr/corr1604.html#ChengMSCCSSLABM16
%V abs/1604.03062
@article{journals/corr/ChengMSCCSSLABM16,
added-at = {2018-08-13T00:00:00.000+0200},
author = {Cheng, Eric and Mirkhani, Shahrzad and Szafaryn, Lukasz G. and Cher, Chen-Yong and Cho, Hyungmin and Skadron, Kevin and Stan, Mircea R. and Lilja, Klas and Abraham, Jacob A. and Bose, Pradip and Mitra, Subhasish},
biburl = {https://www.bibsonomy.org/bibtex/2da71d77e90d12acc7d11bcac5b6ee12a/dblp},
ee = {http://arxiv.org/abs/1604.03062},
interhash = {a9778979a35d717af4051ac027a2738d},
intrahash = {da71d77e90d12acc7d11bcac5b6ee12a},
journal = {CoRR},
keywords = {dblp},
timestamp = {2018-08-14T13:03:18.000+0200},
title = {CLEAR: Cross-Layer Exploration for Architecting Resilience - Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores.},
url = {http://dblp.uni-trier.de/db/journals/corr/corr1604.html#ChengMSCCSSLABM16},
volume = {abs/1604.03062},
year = 2016
}