Inproceedings,

A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.

, , , , and .
DATE, page 929-933. IEEE, (2009)

Meta data

Tags

Users

  • @dblp

Comments and Reviews