Inproceedings,

A 1.8-pJ/bit 16×16-Gb/s source synchronous parallel interface in 32nm SOI CMOS with receiver redundancy for link recalibration.

, , , , , , , , and .
CICC, page 1-4. IEEE, (2015)

Meta data

Tags

Users

  • @dblp

Comments and Reviews