<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" xmlns:burst="http://xmlns.com/burst/0.1/" xmlns:xsd="http://www.w3.org/2001/XMLSchema#" xmlns="http://purl.org/rss/1.0/" xmlns:admin="http://webns.net/mvcb/" xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#" xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:owl="http://www.w3.org/2002/07/owl#" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:syn="http://purl.org/rss/1.0/modules/syndication/" xmlns:swrc="http://swrc.ontoware.org/ontology#" xmlns:cc="http://web.resource.org/cc/"><channel rdf:about="http://www.bibsonomy.org/author/Gronthoud"><title>BibSonomy publications for /author/Gronthoud</title><link>BibSonomyburst/author/Gronthoud</link><description>BibSonomy RSS feed for /author/Gronthoud</description><dc:date>2012-02-16T01:21:12+01:00</dc:date><items><rdf:Seq><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/20bf26f3672d025d393a1d30076903a4e/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/223e1c34f22f75bb7a8e9f1def646b3b5/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/273c7f9ac52b7cfa936286e7577e68456/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/213cb891579f6880c5fa02fdcde170693/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/29b7d8a3b952fbddcdb326b52deeb4cfb/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/2d687b674a7bce73fd783dd0163019298/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/23bf94cc44e8a943cc56bf332d9af2f83/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/24189f6964f30f0b71de36bfa1aee13ff/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/200c75def88755e0dfbbf8e65874110d7/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/237c3a0cfa6bb80e53c094bb1310d3998/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/2b9d92d0aa91a11e1e702a4eb410fcee1/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/2b8b22b55779e62446b50ee043d779df4/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/20a399438651f48f67105d42faeb47fd8/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/2b8154d17bedbe92ff85d7ff75910b5d8/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/211aedb746d44981daf8890ea8d6512c4/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/2fcb33c235bcf91aa5aa2c516e7e03b3c/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/20531af9f0ebbc6afe00a2a1dae7c2341/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/225ad728e445693cf9b8d86bbfc32785d/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/282b33bdd3bc5214f870b238ef70fa484/dblp"/><rdf:li rdf:resource="http://www.bibsonomy.org/bibtex/2d455d63dc5670f7038417e7365901e66/dblp"/></rdf:Seq></items></channel><item rdf:about="http://www.bibsonomy.org/bibtex/20bf26f3672d025d393a1d30076903a4e/dblp"><title>Delay-fault testing and defects in deep sub-micron ICs-does critical resistance really mean anything?</title><link>http://www.bibsonomy.org/bibtex/20bf26f3672d025d393a1d30076903a4e/dblp</link><dc:creator>dblp</dc:creator><dc:date>2012-02-08T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Moore&#034;&gt;Will R. Moore&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Baker&#034;&gt;Keith Baker&lt;/a&gt;,  and &lt;a href=&#034;/author/Lousberg&#034;&gt;Maurice Lousberg&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 95-104. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2000&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/20bf26f3672d025d393a1d30076903a4e/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/20bf26f3672d025d393a1d30076903a4e/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2000.html#MooreGBL00"/><swrc:date>Wed Feb 08 00:00:00 CET 2012</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2000</swrc:crossref><swrc:pages>95-104</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>Delay-fault testing and defects in deep sub-micron ICs-does critical resistance really mean anything?</swrc:title><swrc:year>2000</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/TEST.2000.894196" swrc:key="ee"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Will R. Moore"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Keith Baker"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Maurice Lousberg"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/223e1c34f22f75bb7a8e9f1def646b3b5/dblp"><title>Power Supply Noise in Delay Testing.</title><link>http://www.bibsonomy.org/bibtex/223e1c34f22f75bb7a8e9f1def646b3b5/dblp</link><dc:creator>dblp</dc:creator><dc:date>2012-02-08T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/0006&#034;&gt;Jing Wang 0006&lt;/a&gt;, &lt;a href=&#034;/author/Walker&#034;&gt;D. M. H. Walker&lt;/a&gt;, &lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Kruseman&#034;&gt;Bram Kruseman&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Villagra&#034;&gt;Luis Elvira Villagra&lt;/a&gt;, &lt;a href=&#034;/author/van de Wiel&#034;&gt;Paul van de Wiel&lt;/a&gt;,  and &lt;a href=&#034;/author/Eichenberger&#034;&gt;Stefan Eichenberger&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 1-10. &lt;/em&gt;&lt;em&gt;IEEE, &lt;/em&gt;(&lt;em&gt;2006&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/223e1c34f22f75bb7a8e9f1def646b3b5/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/223e1c34f22f75bb7a8e9f1def646b3b5/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2006.html#WangWMKGVWE06"/><swrc:date>Wed Feb 08 00:00:00 CET 2012</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2006</swrc:crossref><swrc:pages>1-10</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE"/></swrc:publisher><swrc:title>Power Supply Noise in Delay Testing.</swrc:title><swrc:year>2006</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://dx.doi.org/10.1109/TEST.2006.297642" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="1-4244-0292-1" swrc:key="isbn"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Jing Wang 0006"/></rdf:_1><rdf:_2><swrc:Person swrc:name="D. M. H. Walker"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Bram Kruseman"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_5><rdf:_6><swrc:Person swrc:name="Luis Elvira Villagra"/></rdf:_6><rdf:_7><swrc:Person swrc:name="Paul van de Wiel"/></rdf:_7><rdf:_8><swrc:Person swrc:name="Stefan Eichenberger"/></rdf:_8></rdf:Seq></swrc:author><swrc:editor><rdf:Seq><rdf:_1><swrc:Person swrc:name="Scott Davidson"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Anne Gattiker"/></rdf:_2></rdf:Seq></swrc:editor></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/273c7f9ac52b7cfa936286e7577e68456/dblp"><title>A novel stuck-at based method for transistor stuck-open fault diagnosis.</title><link>http://www.bibsonomy.org/bibtex/273c7f9ac52b7cfa936286e7577e68456/dblp</link><dc:creator>dblp</dc:creator><dc:date>2012-02-07T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Fan&#034;&gt;Xinyue Fan&lt;/a&gt;, &lt;a href=&#034;/author/Moore&#034;&gt;Will R. Moore&lt;/a&gt;, &lt;a href=&#034;/author/Hora&#034;&gt;Camelia Hora&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 9. &lt;/em&gt;&lt;em&gt;IEEE, &lt;/em&gt;(&lt;em&gt;2005&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/273c7f9ac52b7cfa936286e7577e68456/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/273c7f9ac52b7cfa936286e7577e68456/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2005.html#FanMHG05"/><swrc:date>Tue Feb 07 00:00:00 CET 2012</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2005</swrc:crossref><swrc:pages>9</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE"/></swrc:publisher><swrc:title>A novel stuck-at based method for transistor stuck-open fault diagnosis.</swrc:title><swrc:year>2005</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/TEST.2005.1583996" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7803-9038-5" swrc:key="isbn"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Xinyue Fan"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Will R. Moore"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Camelia Hora"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/213cb891579f6880c5fa02fdcde170693/dblp"><title>Functional vs. multi-VDD testing of RF circuits.</title><link>http://www.bibsonomy.org/bibtex/213cb891579f6880c5fa02fdcde170693/dblp</link><dc:creator>dblp</dc:creator><dc:date>2012-02-07T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Silva&#034;&gt;Estella Silva&lt;/a&gt;, &lt;a href=&#034;/author/de Gyvez&#034;&gt;José Pineda de Gyvez&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 9. &lt;/em&gt;&lt;em&gt;IEEE, &lt;/em&gt;(&lt;em&gt;2005&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/213cb891579f6880c5fa02fdcde170693/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/213cb891579f6880c5fa02fdcde170693/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2005.html#SilvaGG05"/><swrc:date>Tue Feb 07 00:00:00 CET 2012</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2005</swrc:crossref><swrc:pages>9</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE"/></swrc:publisher><swrc:title>Functional vs. multi-VDD testing of RF circuits.</swrc:title><swrc:year>2005</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/TEST.2005.1584000" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7803-9038-5" swrc:key="isbn"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Estella Silva"/></rdf:_1><rdf:_2><swrc:Person swrc:name="José Pineda de Gyvez"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/29b7d8a3b952fbddcdb326b52deeb4cfb/dblp"><title>Memory Testing Under Different Stress Conditions: An Industrial Evaluation</title><link>http://www.bibsonomy.org/bibtex/29b7d8a3b952fbddcdb326b52deeb4cfb/dblp</link><dc:creator>dblp</dc:creator><dc:date>2011-12-05T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Azimane&#034;&gt;Mohamed Azimane&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Lousberg&#034;&gt;Maurice Lousberg&lt;/a&gt;, &lt;a href=&#034;/author/Eichenberger&#034;&gt;Stefan Eichenberger&lt;/a&gt;,  and &lt;a href=&#034;/author/Bowen&#034;&gt;Fred Bowen&lt;/a&gt; &lt;/span&gt;&lt;em&gt;CoRR&lt;/em&gt;  (&lt;em&gt;2007&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/29b7d8a3b952fbddcdb326b52deeb4cfb/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/29b7d8a3b952fbddcdb326b52deeb4cfb/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#Article"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/journals/corr/corr0710.html#abs-0710-4693"/><swrc:date>Mon Dec 05 00:00:00 CET 2011</swrc:date><swrc:journal>CoRR</swrc:journal><swrc:title>Memory Testing Under Different Stress Conditions: An Industrial Evaluation</swrc:title><swrc:volume>abs/0710.4693</swrc:volume><swrc:year>2007</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://arxiv.org/abs/0710.4693" swrc:key="ee"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Mohamed Azimane"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Maurice Lousberg"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Stefan Eichenberger"/></rdf:_5><rdf:_6><swrc:Person swrc:name="Fred Bowen"/></rdf:_6></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/2d687b674a7bce73fd783dd0163019298/dblp"><title>Analog Test Bus Infrastructure for RF/AMS Modules in Core-Based Design.</title><link>http://www.bibsonomy.org/bibtex/2d687b674a7bce73fd783dd0163019298/dblp</link><dc:creator>dblp</dc:creator><dc:date>2011-08-25T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Zivkovic&#034;&gt;Vladimir A. Zivkovic&lt;/a&gt;, &lt;a href=&#034;/author/van der Heyden&#034;&gt;Frank van der Heyden&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;,  and &lt;a href=&#034;/author/de Jong&#034;&gt;Frans de Jong&lt;/a&gt; &lt;/span&gt;&lt;em&gt;European Test Symposium, &lt;/em&gt;&lt;em&gt;page 27-32. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2008&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/2d687b674a7bce73fd783dd0163019298/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/2d687b674a7bce73fd783dd0163019298/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/ets/ets2008.html#ZivkovicHGJ08"/><swrc:date>Thu Aug 25 00:00:00 CEST 2011</swrc:date><swrc:booktitle>European Test Symposium</swrc:booktitle><swrc:crossref>conf/ets/2008</swrc:crossref><swrc:pages>27-32</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>Analog Test Bus Infrastructure for RF/AMS Modules in Core-Based Design.</swrc:title><swrc:year>2008</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/ETS.2008.18" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="978-0-7695-3150-2" swrc:key="isbn"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Vladimir A. Zivkovic"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Frank van der Heyden"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Frans de Jong"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/23bf94cc44e8a943cc56bf332d9af2f83/dblp"><title>Extending gate-level diagnosis tools to CMOS intra-gate faults.</title><link>http://www.bibsonomy.org/bibtex/23bf94cc44e8a943cc56bf332d9af2f83/dblp</link><dc:creator>dblp</dc:creator><dc:date>2011-06-22T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Fan&#034;&gt;Xinyue Fan&lt;/a&gt;, &lt;a href=&#034;/author/Moore&#034;&gt;Will R. Moore&lt;/a&gt;, &lt;a href=&#034;/author/Hora&#034;&gt;Camelia Hora&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;IET Computers &amp;amp; Digital Techniques&lt;/em&gt; &lt;em&gt;1(6):685-693&lt;/em&gt; (&lt;em&gt;2007&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/23bf94cc44e8a943cc56bf332d9af2f83/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/23bf94cc44e8a943cc56bf332d9af2f83/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#Article"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/journals/iet-cdt/iet-cdt1.html#FanMHG07"/><swrc:date>Wed Jun 22 00:00:00 CEST 2011</swrc:date><swrc:journal>IET Computers &amp; Digital Techniques</swrc:journal><swrc:number>6</swrc:number><swrc:pages>685-693</swrc:pages><swrc:title>Extending gate-level diagnosis tools to CMOS intra-gate faults.</swrc:title><swrc:volume>1</swrc:volume><swrc:year>2007</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://dx.doi.org/10.1049/iet-cdt:20060206" swrc:key="ee"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Xinyue Fan"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Will R. Moore"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Camelia Hora"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/24189f6964f30f0b71de36bfa1aee13ff/dblp"><title>A Gate-Level Method for Transistor-Level Bridging Fault Diagnosis.</title><link>http://www.bibsonomy.org/bibtex/24189f6964f30f0b71de36bfa1aee13ff/dblp</link><dc:creator>dblp</dc:creator><dc:date>2011-06-22T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Fan&#034;&gt;Xinyue Fan&lt;/a&gt;, &lt;a href=&#034;/author/Moore&#034;&gt;Will R. Moore&lt;/a&gt;, &lt;a href=&#034;/author/Hora&#034;&gt;Camelia Hora&lt;/a&gt;, &lt;a href=&#034;/author/Konijnenburg&#034;&gt;Mario H. Konijnenburg&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;VTS, &lt;/em&gt;&lt;em&gt;page 266-271. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2006&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/24189f6964f30f0b71de36bfa1aee13ff/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/24189f6964f30f0b71de36bfa1aee13ff/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/vts/vts2006.html#FanMHKG06"/><swrc:date>Wed Jun 22 00:00:00 CEST 2011</swrc:date><swrc:booktitle>VTS</swrc:booktitle><swrc:crossref>conf/vts/2006</swrc:crossref><swrc:pages>266-271</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>A Gate-Level Method for Transistor-Level Bridging Fault Diagnosis.</swrc:title><swrc:year>2006</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/VTS.2006.6" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7695-2514-8" swrc:key="isbn"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Xinyue Fan"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Will R. Moore"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Camelia Hora"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Mario H. Konijnenburg"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_5></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/200c75def88755e0dfbbf8e65874110d7/dblp"><title>Algorithms for ADC Multi-site Test with Digital Input Stimulus.</title><link>http://www.bibsonomy.org/bibtex/200c75def88755e0dfbbf8e65874110d7/dblp</link><dc:creator>dblp</dc:creator><dc:date>2010-08-27T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Sheng&#034;&gt;Xiaoqin Sheng&lt;/a&gt;, &lt;a href=&#034;/author/Kerkhoff&#034;&gt;Hans G. Kerkhoff&lt;/a&gt;, &lt;a href=&#034;/author/Zjajo&#034;&gt;Amir Zjajo&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;European Test Symposium, &lt;/em&gt;&lt;em&gt;page 45-50. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2009&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/200c75def88755e0dfbbf8e65874110d7/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/200c75def88755e0dfbbf8e65874110d7/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/ets/ets2009.html#ShengKZG09"/><swrc:date>Fri Aug 27 00:00:00 CEST 2010</swrc:date><swrc:booktitle>European Test Symposium</swrc:booktitle><swrc:crossref>conf/ets/2009</swrc:crossref><swrc:pages>45-50</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>Algorithms for ADC Multi-site Test with Digital Input Stimulus.</swrc:title><swrc:year>2009</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/ETS.2009.17" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="978-0-7695-3703-0" swrc:key="isbn"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Xiaoqin Sheng"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Hans G. Kerkhoff"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Amir Zjajo"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication></item><item rdf:about="http://www.bibsonomy.org/bibtex/237c3a0cfa6bb80e53c094bb1310d3998/dblp"><title>Modeling Power Supply Noise in Delay Testing.</title><link>http://www.bibsonomy.org/bibtex/237c3a0cfa6bb80e53c094bb1310d3998/dblp</link><dc:creator>dblp</dc:creator><dc:date>2009-11-25T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/0006&#034;&gt;Jing Wang 0006&lt;/a&gt;, &lt;a href=&#034;/author/Walker&#034;&gt;Duncan M. Hank Walker&lt;/a&gt;, &lt;a href=&#034;/author/Lu&#034;&gt;Xiang Lu&lt;/a&gt;, &lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Kruseman&#034;&gt;Bram Kruseman&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Villagra&#034;&gt;Luis Elvira Villagra&lt;/a&gt;, &lt;a href=&#034;/author/van de Wiel&#034;&gt;Paul J. A. M. van de Wiel&lt;/a&gt;,  and &lt;a href=&#034;/author/Eichenberger&#034;&gt;Stefan Eichenberger&lt;/a&gt; &lt;/span&gt;&lt;em&gt;IEEE Design &amp;amp; Test of Computers&lt;/em&gt; &lt;em&gt;24(3):226-234&lt;/em&gt; (&lt;em&gt;2007&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/237c3a0cfa6bb80e53c094bb1310d3998/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/237c3a0cfa6bb80e53c094bb1310d3998/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#Article"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/journals/dt/dt24.html#WangWLMKGVWE07"/><swrc:date>Wed Nov 25 00:00:00 CET 2009</swrc:date><swrc:journal>IEEE Design &amp; Test of Computers</swrc:journal><swrc:number>3</swrc:number><swrc:pages>226-234</swrc:pages><swrc:title>Modeling Power Supply Noise in Delay Testing.</swrc:title><swrc:volume>24</swrc:volume><swrc:year>2007</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/MDT.2007.76" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2009-11-25" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Jing Wang 0006"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Duncan M. Hank Walker"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Xiang Lu"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Bram Kruseman"/></rdf:_5><rdf:_6><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_6><rdf:_7><swrc:Person swrc:name="Luis Elvira Villagra"/></rdf:_7><rdf:_8><swrc:Person swrc:name="Paul J. A. M. van de Wiel"/></rdf:_8><rdf:_9><swrc:Person swrc:name="Stefan Eichenberger"/></rdf:_9></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/2b9d92d0aa91a11e1e702a4eb410fcee1/dblp"><title>Multi-VDD Testing for Analog Circuits.</title><link>http://www.bibsonomy.org/bibtex/2b9d92d0aa91a11e1e702a4eb410fcee1/dblp</link><dc:creator>dblp</dc:creator><dc:date>2007-09-18T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/de Gyvez&#034;&gt;José Pineda de Gyvez&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;,  and &lt;a href=&#034;/author/Amine&#034;&gt;Rashid Amine&lt;/a&gt; &lt;/span&gt;&lt;em&gt;J. Electronic Testing&lt;/em&gt; &lt;em&gt;21(3):311-322&lt;/em&gt; (&lt;em&gt;2005&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/2b9d92d0aa91a11e1e702a4eb410fcee1/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/2b9d92d0aa91a11e1e702a4eb410fcee1/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#Article"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/journals/et/et21.html#GyvezGA05"/><swrc:date>Tue Sep 18 00:00:00 CEST 2007</swrc:date><swrc:journal>J. Electronic Testing</swrc:journal><swrc:number>3</swrc:number><swrc:pages>311-322</swrc:pages><swrc:title>Multi-VDD Testing for Analog Circuits.</swrc:title><swrc:volume>21</swrc:volume><swrc:year>2005</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://dx.doi.org/10.1007/s10836-005-6360-x" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2007-09-18" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="José Pineda de Gyvez"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Rashid Amine"/></rdf:_3></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/2b8b22b55779e62446b50ee043d779df4/dblp"><title>Structural Fault Modeling and Fault Detection Through Neyman-Pearson Decision Criteria for Analog Integrated Circuits.</title><link>http://www.bibsonomy.org/bibtex/2b8b22b55779e62446b50ee043d779df4/dblp</link><dc:creator>dblp</dc:creator><dc:date>2007-09-18T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Zjajo&#034;&gt;Amir Zjajo&lt;/a&gt;, &lt;a href=&#034;/author/de Gyvez&#034;&gt;José Pineda de Gyvez&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;J. Electronic Testing&lt;/em&gt; &lt;em&gt;22(4-6):399-409&lt;/em&gt; (&lt;em&gt;2006&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/2b8b22b55779e62446b50ee043d779df4/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/2b8b22b55779e62446b50ee043d779df4/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#Article"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/journals/et/et22.html#ZjajoGG06"/><swrc:date>Tue Sep 18 00:00:00 CEST 2007</swrc:date><swrc:journal>J. Electronic Testing</swrc:journal><swrc:number>4-6</swrc:number><swrc:pages>399-409</swrc:pages><swrc:title>Structural Fault Modeling and Fault Detection Through Neyman-Pearson Decision Criteria for Analog Integrated Circuits.</swrc:title><swrc:volume>22</swrc:volume><swrc:year>2006</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://dx.doi.org/10.1007/s10836-006-9499-1" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2007-09-18" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Amir Zjajo"/></rdf:_1><rdf:_2><swrc:Person swrc:name="José Pineda de Gyvez"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/20a399438651f48f67105d42faeb47fd8/dblp"><title>Re-configuration of sub-blocks for effective application of time domain tests.</title><link>http://www.bibsonomy.org/bibtex/20a399438651f48f67105d42faeb47fd8/dblp</link><dc:creator>dblp</dc:creator><dc:date>2007-06-22T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Anders&#034;&gt;Jens Anders&lt;/a&gt;, &lt;a href=&#034;/author/Krishnan&#034;&gt;Shaji Krishnan&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;DATE, &lt;/em&gt;&lt;em&gt;page 707-712. &lt;/em&gt;&lt;em&gt;ACM, &lt;/em&gt;(&lt;em&gt;2007&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/20a399438651f48f67105d42faeb47fd8/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/20a399438651f48f67105d42faeb47fd8/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/date/date2007.html#AndersKG07"/><swrc:date>Fri Jun 22 00:00:00 CEST 2007</swrc:date><swrc:booktitle>DATE</swrc:booktitle><swrc:crossref>conf/date/2007</swrc:crossref><swrc:pages>707-712</swrc:pages><swrc:publisher><swrc:Organization swrc:name="ACM"/></swrc:publisher><swrc:title>Re-configuration of sub-blocks for effective application of time domain tests.</swrc:title><swrc:year>2007</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.acm.org/10.1145/1266366.1266518" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="978-3-9810801-2-4" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2007-06-22" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Jens Anders"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Shaji Krishnan"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3></rdf:Seq></swrc:author><swrc:editor><rdf:Seq><rdf:_1><swrc:Person swrc:name="Rudy Lauwereins"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Jan Madsen"/></rdf:_2></rdf:Seq></swrc:editor></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/2b8154d17bedbe92ff85d7ff75910b5d8/dblp"><title>On Performance Testing with Path Delay Patterns.</title><link>http://www.bibsonomy.org/bibtex/2b8154d17bedbe92ff85d7ff75910b5d8/dblp</link><dc:creator>dblp</dc:creator><dc:date>2007-06-04T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Kruseman&#034;&gt;Bram Kruseman&lt;/a&gt;, &lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;,  and &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt; &lt;/span&gt;&lt;em&gt;VTS, &lt;/em&gt;&lt;em&gt;page 29-34. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2007&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/2b8154d17bedbe92ff85d7ff75910b5d8/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/2b8154d17bedbe92ff85d7ff75910b5d8/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/vts/vts2007.html#KrusemanMG07"/><swrc:date>Mon Jun 04 00:00:00 CEST 2007</swrc:date><swrc:booktitle>VTS</swrc:booktitle><swrc:crossref>conf/vts/2007</swrc:crossref><swrc:pages>29-34</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>On Performance Testing with Path Delay Patterns.</swrc:title><swrc:year>2007</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://dx.doi.org/10.1109/VTS.2007.45" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2007-06-04" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Bram Kruseman"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/211aedb746d44981daf8890ea8d6512c4/dblp"><title>On Hazard-free Patterns for Fine-delay Fault Testing.</title><link>http://www.bibsonomy.org/bibtex/211aedb746d44981daf8890ea8d6512c4/dblp</link><dc:creator>dblp</dc:creator><dc:date>2006-09-21T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Kruseman&#034;&gt;Bram Kruseman&lt;/a&gt;, &lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;,  and &lt;a href=&#034;/author/Eichenberger&#034;&gt;Stefan Eichenberger&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 213-222. &lt;/em&gt;&lt;em&gt;IEEE, &lt;/em&gt;(&lt;em&gt;2004&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/211aedb746d44981daf8890ea8d6512c4/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/211aedb746d44981daf8890ea8d6512c4/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2004.html#KrusemanMGE04"/><swrc:date>Thu Sep 21 00:00:00 CEST 2006</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2004</swrc:crossref><swrc:pages>213-222</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE"/></swrc:publisher><swrc:title>On Hazard-free Patterns for Fine-delay Fault Testing.</swrc:title><swrc:year>2004</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/ITC.2004.128" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7803-8581-0" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2006-09-21" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Bram Kruseman"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Stefan Eichenberger"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/2fcb33c235bcf91aa5aa2c516e7e03b3c/dblp"><title>Power Supply Ramping for Quasi-static Testing of PLLs.</title><link>http://www.bibsonomy.org/bibtex/2fcb33c235bcf91aa5aa2c516e7e03b3c/dblp</link><dc:creator>dblp</dc:creator><dc:date>2006-09-21T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/de Gyvez&#034;&gt;José Pineda de Gyvez&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Cenci&#034;&gt;Cristiano Cenci&lt;/a&gt;, &lt;a href=&#034;/author/Posch&#034;&gt;Martin Posch&lt;/a&gt;, &lt;a href=&#034;/author/Burger&#034;&gt;Thomas Burger&lt;/a&gt;,  and &lt;a href=&#034;/author/Koller&#034;&gt;Manfred Koller&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 980-987. &lt;/em&gt;&lt;em&gt;IEEE, &lt;/em&gt;(&lt;em&gt;2004&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/2fcb33c235bcf91aa5aa2c516e7e03b3c/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/2fcb33c235bcf91aa5aa2c516e7e03b3c/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2004.html#GyvezGCPBK04"/><swrc:date>Thu Sep 21 00:00:00 CEST 2006</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2004</swrc:crossref><swrc:pages>980-987</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE"/></swrc:publisher><swrc:title>Power Supply Ramping for Quasi-static Testing of PLLs.</swrc:title><swrc:year>2004</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/ITC.2004.142" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7803-8581-0" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2006-09-21" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="José Pineda de Gyvez"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Cristiano Cenci"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Martin Posch"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Thomas Burger"/></rdf:_5><rdf:_6><swrc:Person swrc:name="Manfred Koller"/></rdf:_6></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/20531af9f0ebbc6afe00a2a1dae7c2341/dblp"><title>A New Algorithm for Dynamic Faults Detection in RAMs.</title><link>http://www.bibsonomy.org/bibtex/20531af9f0ebbc6afe00a2a1dae7c2341/dblp</link><dc:creator>dblp</dc:creator><dc:date>2006-01-23T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Azimane&#034;&gt;Mohamed Azimane&lt;/a&gt;, &lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;,  and &lt;a href=&#034;/author/Lousberg&#034;&gt;Maurice Lousberg&lt;/a&gt; &lt;/span&gt;&lt;em&gt;VTS, &lt;/em&gt;&lt;em&gt;page 177-182. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2005&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/20531af9f0ebbc6afe00a2a1dae7c2341/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/20531af9f0ebbc6afe00a2a1dae7c2341/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/vts/vts2005.html#AzimaneMGL05"/><swrc:date>Mon Jan 23 00:00:00 CET 2006</swrc:date><swrc:booktitle>VTS</swrc:booktitle><swrc:crossref>conf/vts/2005</swrc:crossref><swrc:pages>177-182</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>A New Algorithm for Dynamic Faults Detection in RAMs.</swrc:title><swrc:year>2005</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/VTS.2005.9" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7695-2314-5" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2006-01-23" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Mohamed Azimane"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Maurice Lousberg"/></rdf:_4></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/225ad728e445693cf9b8d86bbfc32785d/dblp"><title>Memory Testing Under Different Stress Conditions: An Industrial Evaluation.</title><link>http://www.bibsonomy.org/bibtex/225ad728e445693cf9b8d86bbfc32785d/dblp</link><dc:creator>dblp</dc:creator><dc:date>2005-04-13T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Azimane&#034;&gt;Mohamed Azimane&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Lousberg&#034;&gt;Maurice Lousberg&lt;/a&gt;, &lt;a href=&#034;/author/Eichenberger&#034;&gt;Stefan Eichenberger&lt;/a&gt;,  and &lt;a href=&#034;/author/Bowen&#034;&gt;Fred Bowen&lt;/a&gt; &lt;/span&gt;&lt;em&gt;DATE, &lt;/em&gt;&lt;em&gt;page 438-443. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2005&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/225ad728e445693cf9b8d86bbfc32785d/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/225ad728e445693cf9b8d86bbfc32785d/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/date/date2005.html#MajhiAGLEB05"/><swrc:date>Wed Apr 13 00:00:00 CEST 2005</swrc:date><swrc:booktitle>DATE</swrc:booktitle><swrc:crossref>conf/date/2005</swrc:crossref><swrc:pages>438-443</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>Memory Testing Under Different Stress Conditions: An Industrial Evaluation.</swrc:title><swrc:year>2005</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://doi.ieeecomputersociety.org/10.1109/DATE.2005.206" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7695-2288-2" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2005-04-13" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Mohamed Azimane"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Maurice Lousberg"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Stefan Eichenberger"/></rdf:_5><rdf:_6><swrc:Person swrc:name="Fred Bowen"/></rdf:_6></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/282b33bdd3bc5214f870b238ef70fa484/dblp"><title>Improving Diagnostic Resolution of Delay Faults using Path Delay Fault Model.</title><link>http://www.bibsonomy.org/bibtex/282b33bdd3bc5214f870b238ef70fa484/dblp</link><dc:creator>dblp</dc:creator><dc:date>2004-07-06T00:00:00+02:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/Majhi&#034;&gt;Ananta K. Majhi&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;, &lt;a href=&#034;/author/Hora&#034;&gt;Camelia Hora&lt;/a&gt;, &lt;a href=&#034;/author/Lousberg&#034;&gt;Maurice Lousberg&lt;/a&gt;, &lt;a href=&#034;/author/Valer&#034;&gt;Pop Valer&lt;/a&gt;,  and &lt;a href=&#034;/author/Eichenberger&#034;&gt;Stefan Eichenberger&lt;/a&gt; &lt;/span&gt;&lt;em&gt;VTS, &lt;/em&gt;&lt;em&gt;page 345-350. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2003&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/282b33bdd3bc5214f870b238ef70fa484/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/282b33bdd3bc5214f870b238ef70fa484/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/vts/vts2003.html#MajhiGHLVE03"/><swrc:date>Tue Jul 06 00:00:00 CEST 2004</swrc:date><swrc:booktitle>VTS</swrc:booktitle><swrc:crossref>conf/vts/2003</swrc:crossref><swrc:pages>345-350</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>Improving Diagnostic Resolution of Delay Faults using Path Delay Fault Model.</swrc:title><swrc:year>2003</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://csdl.computer.org/comp/proceedings/vts/2003/1924/00/19240345abs.htm" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7695-1924-5" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2004-07-06" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="Ananta K. Majhi"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Camelia Hora"/></rdf:_3><rdf:_4><swrc:Person swrc:name="Maurice Lousberg"/></rdf:_4><rdf:_5><swrc:Person swrc:name="Pop Valer"/></rdf:_5><rdf:_6><swrc:Person swrc:name="Stefan Eichenberger"/></rdf:_6></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item><item rdf:about="http://www.bibsonomy.org/bibtex/2d455d63dc5670f7038417e7365901e66/dblp"><title>VDD Ramp Testing for RF Circuits.</title><link>http://www.bibsonomy.org/bibtex/2d455d63dc5670f7038417e7365901e66/dblp</link><dc:creator>dblp</dc:creator><dc:date>2004-02-25T00:00:00+01:00</dc:date><dc:subject>dblp </dc:subject><content:encoded>&lt;span class=&#034;authorEditorList&#034;&gt;&lt;a href=&#034;/author/de Gyvez&#034;&gt;José Pineda de Gyvez&lt;/a&gt;, &lt;a href=&#034;/author/Gronthoud&#034;&gt;Guido Gronthoud&lt;/a&gt;,  and &lt;a href=&#034;/author/Amine&#034;&gt;Rashid Amine&lt;/a&gt; &lt;/span&gt;&lt;em&gt;ITC, &lt;/em&gt;&lt;em&gt;page 651-658. &lt;/em&gt;&lt;em&gt;IEEE Computer Society, &lt;/em&gt;(&lt;em&gt;2003&lt;/em&gt;)</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="http://www.bibsonomy.org/tag/dblp"/></rdf:Bag></taxo:topics><burst:publication><rdf:Description rdf:about="http://www.bibsonomy.org/bibtex/2d455d63dc5670f7038417e7365901e66/dblp"><owl:sameAs rdf:resource="http://www.bibsonomy.org/uri/bibtex/2d455d63dc5670f7038417e7365901e66/dblp"/><rdf:type rdf:resource="http://swrc.ontoware.org/ontology#InProceedings"/><owl:sameAs rdf:resource="http://dblp.uni-trier.de/db/conf/itc/itc2003.html#GyvezGA03"/><swrc:date>Wed Feb 25 00:00:00 CET 2004</swrc:date><swrc:booktitle>ITC</swrc:booktitle><swrc:crossref>conf/itc/2003</swrc:crossref><swrc:pages>651-658</swrc:pages><swrc:publisher><swrc:Organization swrc:name="IEEE Computer Society"/></swrc:publisher><swrc:title>VDD Ramp Testing for RF Circuits.</swrc:title><swrc:year>2003</swrc:year><swrc:keywords>dblp </swrc:keywords><swrc:hasExtraField><swrc:Field swrc:value="http://csdl.computer.org/comp/proceedings/itc/2003/2063/00/20630651abs.htm" swrc:key="ee"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="0-7803-8106-8" swrc:key="isbn"/></swrc:hasExtraField><swrc:hasExtraField><swrc:Field swrc:value="2004-02-25" swrc:key="date"/></swrc:hasExtraField><swrc:author><rdf:Seq><rdf:_1><swrc:Person swrc:name="José Pineda de Gyvez"/></rdf:_1><rdf:_2><swrc:Person swrc:name="Guido Gronthoud"/></rdf:_2><rdf:_3><swrc:Person swrc:name="Rashid Amine"/></rdf:_3></rdf:Seq></swrc:author></rdf:Description></burst:publication><description>dblp</description></item></rdf:RDF>
