( en | de | ru )

 

Disambiguation of "Rajwar, Ravi"

Author of the publication

copydeleteadd this publication to your clipboard
Scalable Load and Store Processing in Latency-Tolerant Processors.

, , , , and . IEEE Micro, 26 (1): 30-39 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ravi Walli

Mylapore Ravi

Jewgeni Ravik

Holger Raviol

Samatha Ravipati

 

Other publications of authors with the same name

Transactional Memory, and . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2006)Towards an Adaptable Systems Architecture for Memory Tiering at Warehouse-Scale., , , , , , , , , and 8 other author(s). ASPLOS (3), page 727-741. ACM, (2023)Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance., , , , and . IEEE Micro, 24 (6): 62-73 (2004)Transactional memory and the birthday paradox., and . SPAA, page 303-304. ACM, (2007)Atomicity as a First-Class System Provision., and . J. Univers. Comput. Sci., 11 (5): 651-660 (2005)Improving the Throughput of Synchronization by Insertion of Delays., , and . HPCA, page 168-179. IEEE Computer Society, (2000)Transactional Execution: Toward Reliable, High-Performance Multithreading., and . IEEE Micro, 23 (6): 117-125 (2003)An analysis of a resource efficient checkpoint architecture., , and . ACM Trans. Archit. Code Optim., 1 (4): 418-444 (2004)Transactional Memory, 2nd Edition, , and . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2010)An Architectural Evaluation of Java TPC-W., , , and . HPCA, page 229-240. IEEE Computer Society, (2001)